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Graphene field effect transistors with an Al2O3 gate dielectric are fabricated on H-intercalated
bilayer graphene grown on semi-insulating 4H-SiC by chemical vapour deposition. DC
measurements of the gate voltage vg versus the drain current id reveal a severe hysteresis of
clockwise orientation. A capacitive model is used to derive the relationship between the applied
gate voltage and the Fermi energy. The electron transport equations are then used to calculate the
drain current for a given applied gate voltage. The hysteresis in measured data is then modeled via
a modified Preisach kernel.VC 2015 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4913209]
I. INTRODUCTION
Graphene has attracted a great deal of interest from
diverse range of disciplines due to its unique band structure
and electron transport properties. A wide range of graphene
based technologies, including electrochemical sensors,1
infrared detectors,2 and field effect transistors (FETs), have
been presented. Particular interest has been directed towards
the development of a graphene based technology for
high frequency electronic devices. Though frequently
observed,3–7 a theoretical treatment of field effect hysteresis
in graphene FETs has not yet been presented in the context
of experimental data.
The field effect hysteresis is not unique to graphene.
Gate hysteresis has been observed in a variety of semicon-
ductor materials, such as AlGaAs/GaAs heterostructures,8,9
AlGaN/GaN MOS heterostructures,10 and (4,6)H-SiC MOS
structures.11,12 The hysteresis in MOS structures is usually
attributed to charge trapping at the semiconductor/dielectric
interface, ion drift within the insulator, or space charge
effects related to dielectric polarization. Charge trapping
generates a hysteresis of anti-clockwise orientation,9,13
whereas polarization and space charge effects generate a
hysteresis with clockwise orientation.14 Technology devel-
opment often aims at the elimination of hysteretic phenom-
ena for the purpose of reducing bias dependent instabilities.
In addition to providing insight into the origin of the hystere-
sis effect, an accurate model based on first principles
provides a deeper understanding into the device physics and
electron transport properties of MOS structures.
Hysteresis is observed in graphene field effect transis-
tors (GFETs) of many types, including exfoliated flakes,4,15
transferred large area layers on SiO2 and SiO2/Si3N4,
16 and
as-grown layers SiC grown by chemical vapour deposition
(CVD)17 and sublimation. In this work, a drain hysteresis of
similar character is clearly seen in H-intercalated CVD
bilayer GFETs when measuring the drain current (id) as a
function of gate voltage (vg). In the absence of hysteresis,
the drain current density (J) may be calculated from the
electron (n) and hole (p) densities by the following
equation:
J ¼ e½lnnðf Þ þ lppðf ÞE: (1)
The electron and hole densities are themselves a function of
the Fermi energy (f). During FET operation, f is modulated
by vg. In Eq. (1), e is the fundamental charge, ln,p are the
electron and hole mobilities, and E is the electric field
applied between source and drain.
The objective of this work is to extend Eq. (1) to include
a hysteretic effect and to apply quantitative hysteresis mod-
els to GFET data. In Sec. II, the metal/oxide/semi-metal
(MOSm) system is modeled as a capacitive divider, and a
relation expressing the dependence of f on vg is presented.
The current saturation observed in graphene is modeled by
considering Fermi level pinning interface effects. In Sec. III,
the hysteresis is introduced by considering a hysteretic Fermi
energy P½f . The operator P is a modified Preisach kernel
which generates a hysteresis on f. Given P½f , it is straight-
forward to calculate the hysteretic current density via substi-
tution of P½f  for f in Eq. (1). Details regarding device
fabrication and material/device characterization are pre-
sented in Sec. IV. Additional details regarding the computa-
tional implementation of the Preisach kernel and hysteresis
optimization are also presented. In Secs. V and VI, this
model is applied to DC and low-frequency (LF) hysteresis
measurements on the GFETs, and the resulting non-linear
GFET models obtained from hysteresis optimization are
shown. In Sec. VII, the physical origin of the hysteresis is
discussed in the context of the experimental results.
II. CAPACITANCE MODELING
To generate P½f , it is necessary to find the relationship
between the Fermi energy and gate voltage. A common
approach is to model the MOSm structure as a capacitive
divider (Figure 1).18 Here, Cox, Cq, and Cit represent the
oxide, density of states (i.e., quantum), and interface charge
capacitances per unit area, respectively.
The following relation follows from voltage division:
@vf
@vg
¼ Cox
Cox þ Cit þ Cq : (2)
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Here, vf ¼ ef represents the voltage at the graphene dielec-
tric interface. Cq is obtained by differentiating the carrier
density with respect to energy (Cq ¼ @vQ ¼ e@ðenÞ)19,20
e2@n ¼ e2@
ð
qðÞf ð : f ; bÞd
 e2
ð
qðÞdð f Þd
¼ e2qðf Þ: (3)
In Eq. (3), the carrier density n(f) is expressed as the product
of the density of states in graphene q() and the Fermi Dirac
distribution f( : f,b), where b ¼ ðkbTÞ1. The integral is
evaluated via the zero temperature approximation such that
@f ð : f ; bÞ  dð f Þ.
In AB-stacked bilayer graphene, the density of states is
calculated from a tight binding Hamiltonian with one inter-
layer coupling term (c?). The case of monolayer graphene is
obtained by considering c?¼ 0. Taking the total density of
states to be the sum of the low and high energy approxima-
tions gives the following:21–23
q ð Þ ¼ gsgv
2p
1
hvfð Þ2
jf j þ c?
2
 
: (4)
Here, h is the reduced Planck constant, gs,v are the spin and
valley degeneracies, vf ¼ 108cm=s is the Fermi velocity in
graphene, and c? 0.4 eV is the interlayer coupling con-
stant.21 In graphene, the ideal Cq exhibits a linear depend-
ence on f. It is useful to introduce a constant for the
prefactor in Eq. (4)
g ¼ gsgv
2p
1
hvfð Þ2
: (5)
The capacitance due to interface charge may be obtained
similarly by Cit ¼ @vQit ¼ e2Ditðf Þ. Substituting for Cq
and Cit in Eq. (2) leads to the resulting differential
equation
@v
@
¼ 1
e
1þ e
2
Cox
q ð Þ þ Dit ð Þ½ 
 
: (6)
Substituting for q() and integrating over  2 ½0; f  and
v 2 ½vD; vg yields the following relation between the Fermi
energy and the applied gate voltage:
Dev ¼ f þ e
2g
2Cox
2f þ f c?
 
þ e
2
Cox
ðf
0
Ditdf : (7)
Here, Dev ¼ eðvg  vDÞ, where vD is the Dirac voltage (i.e.,
the gate voltage where f¼ 0). In Secs. II A and II B, two
solutions to Eq. (7) are presented. In Sec. II A, the case of a
constant Dit is examined, and in Sec. II B, the case of an
empirically modeled Dit is considered. The empirically mod-
eled case is selected to generate Fermi level pinning.
A. Constant Dit
In order to obtain a closed form solution to Eq. (7), it is
useful to select a Dit(f) to be a constant D
0
it. In this case, it is
possible to obtain an analytic expression for Fermi energy as
a function of gate voltage vg:
Dev ¼ 1þ e
2
Cox
gc?
2
þ D0it
 	" #
f þ e
2g
2Cox
 
2f : (8)
Solving for f yields the following quadratic relation:
f ¼ 1
2a
6
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
4aDevþ b2
p
 b
h i
; (9)
where the constants are given by the following:
a ¼ e
2g
2Cox
b ¼ 1þ e
2
Cox
gc?
2
þ D0it
 	" #
:
(10)
The effect of the quantum capacitance is to introduce a
f /
ﬃﬃﬃﬃﬃﬃﬃ
Dev
p
such that there is a weak saturating behavior in f.
The Dirac voltage introduces a shift into the function and
can be estimated from experimental data. Reducing Cox and
increasing D0it have the same effect of increasing b, which
results in reduced gate control over f.
B. The Lorentz-dmodel
Experimental results suggest that the saturation of f is
much stronger than
ﬃﬃﬃﬃﬃﬃﬃ
Dev
p
for large gate voltages. This Fermi
level pinning effect can be introduced by considering a
charge density at the graphene dielectric interface ritðf Þ
¼ e Ð f
0
Dit. The interface charge density is modeled by two
d-function like Lorentzian distributions located at ðn0 > 0Þ
and ðp0 < 0Þ. The distributions have additional broadening
which is also modeled by a Lorentzian distribution
Dit ¼
X
n;p
Diit;0Fðf : i0; ci0Þ þ Diit;dF dðf : i0; cidÞ: (11)
Here, Fðf : i0; ci0Þ is a Lorentzian distribution centered on
i0 with a width of c
i
0
F f : i0; ci0
  ¼ 1
pci0 1þ
ef  i0
ci0
 !224
3
5
: (12)
FIG. 1. The capacitive divider model for the graphene MOSm system.
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The sum in Eq. (11) extends over two indices, n and p, repre-
senting pinning during electron (f> 0) and hole conduction
(f< 0), respectively. With the Lorentz-d model, Eq. (7)
becomes a transcendental equation which must be solved
numerically. To achieve the Lorentz-d effect, one requires
that cid  ci0. This model is generally considered to be valid
if the following holds for a given time varying gate voltage:
p0 < f < 
n
0: (13)
When vg becomes large, the narrow Lorentzian distributions
cause a rapid increase in Dit. This forces f to plateau near 
n
0
and p0 (Figure 2). The saturating behavior of f manifests as
a saturation in the electron and hole densities generating cur-
rent saturation in the device. The choice of the Lorentz-d
model implies that the source of Dit is a resonant process. In
particular, the two narrow peaks are associated with discrete
energy levels at which fixed charge is generated. Although
the Lorentz-d model is semi-empirically motivated, a context
can be provided (see Sec. VII B).
III. HYSTERESIS MODELING
Given Dit, it is possible to calculate the Fermi energy f
and drain current density J as a function of gate voltage. The
hysteresis is then introduced into J by considering a hyste-
retic Fermi energy. This is done by evaluating a Preisach
kernel P on the non-hysteretic Fermi energy. Let 0f 2 ½0; tÞ
represent a time varying Fermi energy in absence of hystere-
sis. A hysteretic Fermi energy is then represented by
f ¼ P½0f : (14)
Such an operator was first introduced by Preisach in 1935 to
describe the hysteresis in the magnetization as a function of
the applied magnetic field.24
A. The functional relay
In modeling the graphene FET, the Preisach kernel P is
constructed via a linear superposition of functional relays
R;þ :
R;þ ½e0f : a ¼ A
a0f  1; if  < 
a0f þ 1; if  > þ
a0f þ j; otherwise:
8><
>: (15)
Here, j¼1 if 0f crosses the threshold –, j¼ 1 if 0f crosses
the threshold þ, and A is a scaling parameter such that
R;þ ½0f : a is defined over the same range as 0f . The intro-
duction of the term a0f is a divergence from the traditional
Preisach model for a> 0. The effect of a is to build
the behavior of 0f into the relay operator. As a !1. and
A! a1, then R;þ ½0f : a ! 0f . The action of the func-
tional relay on a given 0f ðvgÞ is shown in Figure 3. Here,
0f ðvgÞ is a solution to Eq. (7) in the case of a Lorentz-d
model obtained from measured GFET data (Fig. 4).
The functional relay operator is alternatively defined in
terms of its mean value 0 ¼ ð þ þÞ=2 and half width
d ¼ ðþ  Þ=2. This form of the relay is what commonly
appears in the Preisach kernel
R;þ ½0f : a ¼ R0d;0þd ½0f : a: (16)
B. The Preisach kernel
The Preisach kernel is obtained by integrating over an
infinite number of functional relay elements of mean value
0 and half width d.
25 The functional relay parameter a is
considered to a constant of the kernel25,26
P½0f  ¼
ð1
0
ð1
1
xð0; dÞR0d;0þd ½0f : ad0dd: (17)
The kernel is evaluated by breaking the time varying Fermi
energy 0f ðtÞ into monotonically increasing þf ðtÞ and decreas-
ing f ðtÞ steps. In order for the model to be fully determined,
it is necessary to select a weighting function xð0; dÞ (see
Sec. III C)
P½0f  ¼A
ð
þ
f
ðtÞ
½a0f þ 1xð0; dÞd0dd
þA
ð

f
ðtÞ
½a0f  1xð0; dÞd0dd: (18)
FIG. 2. f shown as a function of vg in the absence of the Lorentz-d effect
(blue) and in the Lorentz-d model (red) for a sinusoidal gate voltage with an
amplitude of 2V (dashed). The blue curve demonstrates the
ﬃﬃﬃﬃﬃﬃﬃ
Dev
p
depend-
ence of 0f on vg, while the red curve shows a Fermi level pinning effect
which is symmetric about f¼ 0.
FIG. 3. The characteristic of a functional relay operator (a¼ 20.0) on a typi-
cal 0f ðvgÞ in ½vg; 0f  plane for 0¼ 0meV and d¼ 40meV. (Inset) The same
relay plotted in the ½0f ; 0f  plane (red) and the analogous case of a pure
Preisach relay a¼ 0.0 (dashed). Arrows indicate the direction of traversal
for monotonically increasing/decreasing inputs.
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The integrals over monotonically increasing and decreasing
sections of 0f yield the lower and upper branches of the hys-
teresis, respectively. This allows for an intuitive interpreta-
tion of the behavior of P½0f . Generally, P½0f  describes
nested hysteresis loops with ascending and descending
branches. Note that the scaling factor A is selected such that
the endpoints of ascending and descending branches of P½0f 
are equivalent to those of 0f . Once the hysteretic Fermi
energy is found, it is possible to calculate the channel carrier
density as a function of gate voltage
n ¼ g
ð1
0
þ c?
2
 
f  : f ; b
 
d: (19)
The hole density p is obtained via transforming ð; f Þ !
ð;f Þ and performing integration over  2 ½0;1Þ.
Given the carrier density, it is possible to calculate the
current density
J ¼ e½lnnðP½0f Þ þ lppðP½0f Þ þ lrprE: (20)
Here, ln and lp are the electron and hole low field mobilities.
Since the electron and hole densities inherit hysteretic behav-
ior via P½0f , it follows that the current density is also hyste-
retic. The current density in absence of hysteresis is
recovered by substituting 0f for P½0f  in Eq. (20). The current
density relationship also includes a parasitic source/drain
conductance term rr ¼ elrpr , where pr is the parasitic
carrier density.27
C. The weighting function xð0; dÞ
The behavior of the hysteresis operator is determined by
the weighting function x(0,d). The purpose of x(0,d) is to
assign a normalized weight to the functional relay located at
R0d;0þd . In most hysteretic models, the density function
is assumed to be an analytic function in the [0, d] plane.
Common choices include the elliptic Gaussian,28 the Lorentz
distribution,29 and the Derivative Arc Tangent (DAT) func-
tion.30 Discrete density functions have also been successfully
used to describe hysteretic systems.31 In this work, a novel
approach based on error functions is used. The Preisach mea-
sure is assumed to obey the separation ansatz
xð0; dÞ ¼ x0ð0ÞxdðdÞ: (21)
The terms x0 and xd describe how the functional relays are
distributed in terms of energy and half-width. The x0 term
describes where the dominant contribution to the hysteresis
is in energy, while xd along with the functional relay param-
eter a describes the degree of hysteresis opening. For GFET
hysteresis modeling, the difference of two Gaussian cumula-
tive distribution functions is chosen for x0 and xd
x0;d ¼ 1
2
erf
0;d  00;dﬃﬃﬃ
2
p
r00;d
 !
 erf 0;d  
1
0;dﬃﬃﬃ
2
p
r10;d
 !24
3
5: (22)
It is important that i0;d and r
i
0;d are selected such that
0 < xð0; dÞ < 1 for all 0 and d. This ensures that all
relays in the Preisach kernel have the same orientation.
IV. METHODS
Graphene monolayers plus a carbon buffer layer are
grown on semi-insulating 1 cm2 4H-SiC substrates in a CVD
reactor by thermal decomposition of C3H8.
32 The samples
are then in-situ intercalated with hydrogen to produce quasi-
free standing bilayer graphene.33 GFETs are then fabricated
via electron beam lithography (EBL) as shown in Figure 4.34
The most relevant step in the fabrication in this work is the
deposition of the Al2O3 gate dielectric. Atomic layer deposi-
tion (ALD) of Al2O3 is performed via thermal decomposition
of Al2(CH3)6 and H2O. Deposition begins with electron
beam evaporation and subsequent oxidation at 180 C of
1–2 nm of Al metal. This yields a nucleation layer  2–3 nm
in thickness. This step is needed in order to provide adequate
nucleation for the subsequent ALD growth.35 The process
then continues with the deposition of an additional 10 nm of
Al2O3 by ALD at 300
C. Generally, this method produces a
low quality Al2O3 film which is polycrystalline to amorphous
in nature. In this work, Al was chosen as a gate metal in order
to minimize the gate leakage current ig.
All measurements are performed at low drain bias in
order to probe the low field regime. Measuring at low drain
bias also reduces the stress on the device during measure-
ment, and minimizes the coupling effect between the gate
and drain biases. H-intercalated devices are typically p-type
and exhibit carrier densities on the order of 1 1013cm2.
Measurements on six separate 100  100 lm2 Van der Pauw
structures are performed using a Biorad HL5500PC Hall
System in order to determine the average low field Hall mo-
bility lp and carrier density np of the material. The contact
resistance rc is obtained by measuring several transfer length
method (TLM) structures fabricated on the same chip. The
intrinsic electric field is then calculated by accounting for
nonzero rc (Eq. (23))
jEj ¼ vd  id rc
wch
 	 
1
lch
: (23)
The relative permittivity of the oxide is estimated (r) via
MOS capacitance measurements on identically grown Al2O3
films on Si. The dimensions of the devices measured in this
work along with several other important parameters are
FIG. 4. A scanning electron micrograph of an Al gated 2  50lm co-planar
GFET used for DC/LF hysteresis measurements and modeling.
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shown in Table I. It is important to note that there is a degree
of non-uniformity in the device properties. The minimum
(maximum) mobility of the Hall structures was 1760(2200)
cm2/V s, and the minimum(maximum) carrier density was
0:96 1013ð1:09 1013Þ cm2. Similar variations were
observed in other parameters.
Hysteresis modeling and parameter optimization are
computationally challenging. Each iteration in the optimiza-
tion routine consists of testing 2n complete hysteresis curves
against measured data, where n 9 is the total number of
parameters in the optimization. Furthermore, the generation
of each hysteresis curve requires the summing over a large
number (164) of functional relays. In order to overcome
these challenges, a massively parallel computation scheme
employing a graphics processor (nVidia GeForce 640GT
GPU) was developed. The Preisach operator (Eq. (18)),
hysteresis scaling, and calculation of the carrier densities
(Eq. (19)) are implemented in single CUDA (Compute
Unified Device Architecture) kernel. A tail recursive entropy
minimizing optimization algorithm is implemented using a
custom built Python C extension. Each step in the optimiza-
tion routine involves 2n calls to the CUDA kernel.
Standard routines seek to optimize a along with the
eight constants of xð0; dÞ. Using this method, each recur-
sive step in the standard optimization routine is of order 5 s
and adequate convergence is typically achieved in <100 iter-
ations. The GPU implemented kernel offers a speed
improvement of  1000 compared to traditional CPU
implementations, thus allowing for rapid optimization cycles
despite the large number of parameters in the model and the
complexity of the Preisach kernel. Once optimized values
are obtained, the same CUDA kernel is used to generate high
precision hysteresis curves with 165 functional relays in
	500ms.
V. DC HYSTERESIS MODELING
DC hysteresis measurements are performed on bilayer
graphene FETs using a semiconductor parameter analyzer
(HP-4156B) at 300K with an integration time of 20ms per
bias point. The gate bias is swept repeatedly in the forward
and reverse direction, and the extrema of the sweep are
increased from 61V to 66V in intervals of 1V, and the
sweep rate is held constant at 4.87V/s for all hysteresis
curves. The drain bias (vd) is kept at a low constant value of
50mV. The DC measurements are made in order to deter-
mine whether the observed hysteresis consists of nested
loops, such as those described by a Preisach operator. Each
measurement consists of multiple sweeps in order to probe
the reversibility of the physical process which generates hys-
teresis. From these measurements, it is also possible to esti-
mate the parameters of Dit and to assess the general behavior
of x(0,d). Other parameters, such as the majority/minority
carrier mobilities lp and ln, the parasitic conductivity rr,
and the Dirac Voltage vD, are also extracted via accurate
models of measured data.
To generate a hysteresis model, 0f ðvgÞ and J are first cal-
culated in the absence of the hysteresis for an initial Dit (Eqs.
(7) and (20)). By comparing these results to measured data,
ln,p, rr, vD, and Dit can be estimated prior to hysteresis opti-
mization. Generally, a Lorentz-d model is assumed for Dit.
An optimization routine is performed on J in order to find
appropriate values for x(0,d) and a. The optimization pro-
cess usually includes modifications to ln,p, rr, and vD from
the initial modeling in absence of hysteresis. This modeling
procedure is repeated for each curve in the data set for a
fixed Dit.
Once an accurate fit has been achieved for each meas-
ured hysteresis curve, a final model can be obtained by aver-
aging over the parameters of each modeled curve. This final
averaged model then serves as a general model of the device
in the absence of hysteretic effects. The hysteresis is then
included by considering x(0,d) and a from the optimization
of each curve. The parameters extracted from hysteresis
modeling of the measured data shown in Figure 5 are given
in Table II. The model parameters define id(vg) in the ab-
sence of hysteretic effects.
Using the parameter values from Table II and the den-
sity functions obtained from the optimization of each hyster-
esis curve, the hysteretic/non-hysteretic Fermi energy and
current density are calculated as shown in Figure 6. The
Preisach kernel generates nested hysteresis loops in the
Fermi energy which in turn leads to hysteretic current
loops which closely resemble the measured data shown in
Figure 5.
The shape of x(0,d) indicates which functional relays
are most active in the Preisach kernel. Figure 7 shows
x(0,d) for the [6, 6] V DC hysteresis sweep shown in
Figure 5. It should be noted that all hysteresis sweeps in
Figure 5 are modeled using similar x(0,d). The shape of
x(0,d) indicates strong hysteretic activity when f¼ 0
changes sign indicating that the hysteresis is maximally open
near vD.
The mean Dirac voltage (vD) extracted from the hystere-
sis curves in Fig. 5 is 1.77V. This global vD defines the point
of minimum conduction in absence of hysteresis. In the DC
data, the extracted vD generally falls between the two min-
ima of the measured hysteresis curves. In the modeling of
individual hysteresis curves, a drift of the Dirac point
towards negative bias is observed for increasing sweep am-
plitude. This drift is attributed to the accumulation of posi-
tive charge at the graphene/dielectric interface. The hole
mobility lp obtained from the extraction is consistent with
the Hall measurements obtained from separate Van der Pauw
TABLE I. The measured device parameters needed for hysteresis modeling.
lg is the gate length, lch is the source-drain distance, wch is the channel width,
tox is the oxide thickness, and er is the relative permittivity of the gate dielec-
tric. Additionally, lp is the Hall mobility. np is the carrier density, rc is the
contact resistance. The maximum gate leakage ig is also shown.
Device Measured
lg 1.0 (lm) lp 1980 (cm
2/V s)
lch 2.5 (lm) np 1.01 ð1013cm2Þ
wch 50 (lm) rc 150 (X
lm)
tox 13.0 (nm) ig 	5 (pA)
er 6.0
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structures. An electron mobility of ln ¼ 1100 cm2=Vs is also
obtained from the modeled data. This conduction asymmetry
between majority and minority carriers in graphene is also
observed in other work.36,37
VI. LOW FREQUENCY MEASUREMENTS
The field effect hysteresis in GFETs often depends on
the rate at which 0f changes. In this case, the Preisach kernel
P½0f ;x includes a dependence of frequency x. Many hyste-
retic physical systems are not rate independent, and measure-
ments performed as a function of sweep rate may be used to
probe the underlying physics of hysteresis generation.
In order to assess the rate dependent properties of the
observed hysteresis in graphene FETs, low frequency large
signal measurements are performed. The gate bias is swept
using a large signal (10V peak to peak) sinusoid via a signal
generator (Agilent 33 250A). The time varying gate voltage
vg(t) and drain current id(t) are then monitored using an oscil-
loscope (Agilent MSO6034A). Hysteresis curves are gener-
ated by plotting the voltage waveform against the current
waveform. The rate dependence of the hysteretic effect is
TABLE II. The mean parameter values for the device model extracted for
the DC hysteresis curves shown in Figure 5. Values for D0it and D
d
it are given
in 1013ðcm2Þ. The maximum opening of the modeled hysteresis Dv of the
[–5,5] V curve is also tabulated.
Dpit D
n
it Material
p0 110 (meV) n0 102 (meV) lp 1690 (cm2/V s)
cp0 20 (meV) c
n
0 25 (meV) ln 1100 (cm
2/V s)
cpd 1.4 (meV) c
n
d 2.5 (meV) rr 0.114 (k X
1)
Dpit;0 2.25 (cm
2) Dnit;0 2.25 (cm
2) vD 1.77 (V)
Dpit;d 2.75 (cm
2) Dnit;d 2.75 (cm
2) Dv 0.93 (V)
FIG. 6. The calculated behavior of the Fermi energy f as a function of gate
voltage with (black) and without (red) the hysteretic effect. The model is
generated with the parameters shown in Table II. (Inset) The current density
is calculated from f with (black) and without (red) the hysteretic effect.
FIG. 5. Measured and modeled hysteresis curves for hysteretic vg sweeps of increasing amplitude for a bilayer GFET. Each panel shows the measured data
(black), the result of hysteresis modeling and optimization (red), and the calculated current in the absence of hysteretic effects (blue). The extrema of the
sweeps range from 61V (top left) to 66V (bottom right). The drain bias is maintained at a constant 50mV for the entire data set. Arrows indicate the orienta-
tion of the hysteretic effect, and all hysteresis curves are obtained at a constant sweep rate of 4.87V/s.
FIG. 7. A plot of the optimized density function x(0,d) for the [–6, 6] V
DC hysteresis sweep shown in Figure 5.
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observed by increasing the frequency of the applied gate
voltage from 10mHz to 1 kHz. In these experiments, a larger
constant bias of 250mV is applied to the drain in order to
obtain acceptable resolution in the current waveform. All
measurements are performed at 300K. The large signal
response of a second GFET is shown in Figure 8, and each
hysteresis curve is modeled in a similar manner as was done
for the DC measurements.
The parameters obtained from modeling of LF hystere-
sis curves measured on the second GFET are shown in Table
III. The results from hysteresis modeling indicate graphene
with a hole(electron) mobility of 2548ð1100Þ cm2=Vs. Upon
comparison with the device shown in Table II, this GFET
demonstrates a higher mobility, a reduced Fermi level pin-
ning effect, and remarkable symmetry in Dit. The higher mo-
bility device in Table III demonstrates a similar parasitic
conductivity rr to the device modeled in Table II. This trend
is observed in most devices. The maximum opening of the
LF hysteresis curves Dv is 1.69V at 100mHz, which is more
severe than what is observed in the DC hysteresis measure-
ments (0.93V at 243mHz for the 65V sweep).
Additionally, the hysteresis curves in both measurements are
morphologically identical, suggesting that the physical
mechanism of hysteresis generation is the same in both devi-
ces. However, the variations in the DC and LF model param-
eters suggest that this effect is non-uniform.
LF hysteresis measurements reveal two rate dependent
effects which are modeled by allowing all parameters to vary
with frequency. First, the hysteresis is observed to slowly
narrow with increasing frequency. Hysteresis modeling
shows that the functional relay parameter a(x) acquires a
strong frequency dependence, while other model parameters
vary only weakly with frequency. This gradual narrowing
with increasing frequency assigns a time constant with large
dispersion to the physical mechanism responsible for hyster-
esis generation. The maximum opening of the hysteresis Dv
decreases from 2.35V at 10mHz to 0.65V at 1 kHz.
Additionally, the device exhibits a drift in vD towards
positive bias with increasing frequency (approximately
0.5V/decade) which is more severe than what is observed in
the DC measurements. As in the DC case, this shift in vD is
attributed to the accumulation of fixed positive charge at the
graphene/dielectric interface at low frequency.
This represents a major divergence from the case of
electrolyte gated graphene flakes on SiO2 where very strong
rate dependence is observed with top gating. In Ref. 4, hys-
teresis collapse leading to orientation reversal is observed
with decreasing sweep rate from 62.5 mHz to 4.2 mHz. In
Ref. 4, the hysteresis is attributed to competing charge trans-
fer to and from the graphene layer which describes very slow
time constants. In the case of the devices presented in this
work, hysteresis narrowing occurs gradually over five orders
of magnitude in frequency. This property of weak rate
dependence, consistent orientation, and approximate symme-
try in Dit suggests a different physical mechanism for hyster-
esis generation.
TABLE III. The mean parameter values for the device model extracted for
the low frequency large signal hysteresis curves shown in Figure 8. Values
for D0it and D
d
it are given in 10
13ðcm2Þ. vD and the functional relay parame-
ter a are reported at 10 mHz/1 kHz.
Dpit D
n
it Material
p0 170 (meV) n0 170 (meV) lp 2548 (cm2/V s)
cp0 158 (meV) c
n
0 89 (meV) ln 1101 (cm
2/V s)
cpd 17 (meV) c
n
d 10 (meV) rr 0.172 (k X
1)
Dpit;0 1.73 (cm
2) Dnit;0 1.45 (cm
2) vD 0.49/4.10 (V)
Dpit;d 2.68 (cm
2) Dnit;d 1.95 (cm
2) a 0.48/7.67
FIG. 8. Measured (black) and modeled (red) hysteresis curves. The plots show a weakly rate dependent hysteretic response of the drain current for an applied
sinusoidal gate voltage with an amplitude of 5V for several frequencies ranging from 10mHz to 1 kHz. The calculated hole(electron) mobilities are
2548(1101) cm2/V s. The applied drain bias is 250mV for all sweeps.
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VII. DISCUSSION
The hysteresis curves presented in this work are repre-
sentative of what is observed in many graphene FETs. It is
significant that the drain hysteresis appears in many GFET
designs on various materials and substrates to varying
degree. In order to generate a hysteretic Fermi energy, there
must be a hysteretic charge density rit at the graphene/
dielectric interface. The hysteresis in graphene FETs is
commonly attributed to the accumulation of charge at the
graphene/dielectric interface due to trap states. Other possi-
ble mechanisms include a leakage current induced hysteresis
or a space-charge induced hysteresis. In Secs. VII A and
VII B, these physical mechanisms behind the weakly rate
dependent hysteresis are explored in the context of measure-
ment data.
A. Gate current measurements
Measurements of the gate leakage current ig(vg) are per-
formed in order assess whether the leakage current contrib-
utes to the hysteretic behavior observed in the id(vg) curves.
ig(vg) measurements are performed using a Keithley 4200
SCS parameter analyzer. In order to obtain high current reso-
lution, a current preamplifier is used to measure ig. id(vg) hys-
teresis curves are simultaneously measured at vd¼ 50mV.
All curves are measured with and without microscope illumi-
nation (Figure 9). A strong dependence of the magnitude gate
current is observed between illuminated and un-illuminated
measurements, while the id(vg) hysteresis curves show no
such dependence.
The ig(vg) hysteresis curves indicate that the gate leak-
age in the device is a predominantly a photoinduced effect.38
At negative bias, photons of energy c ¼ hx generate hot
electrons in the gate metal which are then injected into the
conduction band of the dielectric due to the applied electric
field. These electrons are either scattered into trap states in
the dielectric or tunnel through the oxide. When positive
bias is applied, the trapped carriers are released by the light.
Additionally, the ig(vg) do not demonstrate closure indicating
that negative charge has accumulated in the dielectric over
the course of the sweep. In the absence of light, the ig(vg)
hysteresis collapses and only a negligible leakage current
	1 pA is observed. Most importantly, the ig(vg) measure-
ments show that carrier injection from the gate metal into
the oxide does not contribute to the properties of the id(vg)
hysteresis curves.
B. Further observations
Gate current measurements indicate that rit likely origi-
nates at the graphene/dielectric interface. The sign of rit may
be inferred by examining the orientation of the hysteresis.
On sweeping vg from positive bias to negative bias and back
to positive bias, the id of the return sweep is to the right of
the initial sweep thus describing a hysteresis of clockwise
orientation. This implies that negative charge accumulates at
the interface when sweeping toward negative bias. Similarly,
rit is positive when the orientation of the sweep is reversed.
It is significant that the sign of rit follows vg as this is what is
expected from space charge effects and opposite to what is
expected when carriers from the graphene layer are trapped
at interface states. Additionally, all of the measured hystere-
sis curves shown in Figures 5 and 8 all consist of multiple
sweeps and demonstrate very consistent closure. It is signifi-
cant that the hysteresis demonstrates closure upon complet-
ing each sweep. This reversibility property is closely related
to weak rate dependence, and supports a space charge/polar-
ization hypothesis. The Fermi level pinning is approximately
symmetric about f¼ 0 in both modeled devices indicating
that ritðf Þ  ritðf Þ such that Ditðf Þ  Ditðf Þ. This
approximate symmetry in rit observed in the modeled devi-
ces further supports a polarization related effect as rit should
be symmetric around vD. Fermi level pinning then occurs
symmetrically about vD when rit becomes comparable to the
charge due carriers in the channel.
The Lorentz-d model implies that the hysteretic compo-
nent of the polarization is due to some resonant process
occurring at the graphene/dielectric interface or entirely
within the dielectric. Although crystalline Al2O3 is not ferro-
electric, CV measurements of evaporated Al2O3 films em-
bedded with metal nanoparticles (nps) reveal a strong
hysteresis of clockwise orientation, while complementary
measurements on evaporated Al2O3 films grown without
metal-nps reveal no hysteresis.39 Similar results have been
observed in SiO2 films with embedded Si-nps.
40 A similar
process may be responsible for the ferroelectric-like hystere-
sis observed in the GFET devices presented in this work. In
this case, Al-nps may be introduced unintentionally at the
graphene/dielectric interface via incomplete oxidation of the
Al nucleation layer thus generating a space charge hysteresis
similar to what is observed in Refs. 39 and 40. Furthermore,
the Al2O3 ALD layers grown on graphene are also highly
amorphous such that they may also contribute to the hyste-
retic effect. Under this hypothesis, it is not surprising that the
space charge effect generates a weakly rate dependent hys-
teresis described by a time constant of large dispersion. A
validation of this hypothesis, as well as effects arising from
trapping the graphene/substrate interface, requires further
FIG. 9. ig(vg) hysteresis measurements for a GFET device with (black) and
without (red) illumination. (Inset) id(vg) hysteresis measurements taken for
vd¼ 50mV taken concurrently with the ig(vg) curves with (black) and with-
out (red) illumination.
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investigation via low temperature CV measurements of
Al2O3 films grown on various types of graphene layers.
VIII. CONCLUSION
The current hysteresis curves in GFETs with Al2O3 gate
insulator may be modeled by an weakly rate dependent
Preisach kernel with functional relays. The properties of the
hysteresis are examined, and the hysteresis is attributed to
space charge generation in the dielectric layer which occurs
during the polarization of the gate oxide. This assumption is
supported by the consistent closure of the hysteresis for
repeating sweeps of the gate voltage, weak rate dependence
of the hysteretic effect up to 1 kHz, and approximate symme-
try in Dit(f).
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